|
|
@ -8,29 +8,241 @@ |
|
|
|
#define ADC_INTERNAL |
|
|
|
#define ADC_INTERNAL |
|
|
|
#include "_adc_internal.h" |
|
|
|
#include "_adc_internal.h" |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
const uint32_t LL_ADC_SAMPLETIMES[] = { |
|
|
|
|
|
|
|
LL_ADC_SAMPLINGTIME_1CYCLE_5, |
|
|
|
|
|
|
|
LL_ADC_SAMPLINGTIME_7CYCLES_5, |
|
|
|
|
|
|
|
LL_ADC_SAMPLINGTIME_13CYCLES_5, |
|
|
|
|
|
|
|
LL_ADC_SAMPLINGTIME_28CYCLES_5, |
|
|
|
|
|
|
|
LL_ADC_SAMPLINGTIME_41CYCLES_5, |
|
|
|
|
|
|
|
LL_ADC_SAMPLINGTIME_55CYCLES_5, |
|
|
|
|
|
|
|
LL_ADC_SAMPLINGTIME_71CYCLES_5, |
|
|
|
|
|
|
|
LL_ADC_SAMPLINGTIME_239CYCLES_5, |
|
|
|
|
|
|
|
}; |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/** Allocate data structure and set defaults */ |
|
|
|
/** Allocate data structure and set defaults */ |
|
|
|
error_t UADC_preInit(Unit *unit) |
|
|
|
error_t UADC_preInit(Unit *unit) |
|
|
|
{ |
|
|
|
{ |
|
|
|
struct priv *priv = unit->data = calloc_ck(1, sizeof(struct priv)); |
|
|
|
struct priv *priv = unit->data = calloc_ck(1, sizeof(struct priv)); |
|
|
|
if (priv == NULL) return E_OUT_OF_MEM; |
|
|
|
if (priv == NULL) return E_OUT_OF_MEM; |
|
|
|
|
|
|
|
|
|
|
|
//
|
|
|
|
priv->channels = 1; // PA0
|
|
|
|
|
|
|
|
priv->enable_tsense = false; |
|
|
|
|
|
|
|
priv->enable_vref = false; |
|
|
|
|
|
|
|
priv->sample_time = 0b010; // 13.5c
|
|
|
|
|
|
|
|
priv->frequency = 4; //1000
|
|
|
|
|
|
|
|
|
|
|
|
return E_SUCCESS; |
|
|
|
return E_SUCCESS; |
|
|
|
} |
|
|
|
} |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
static void UADC_DMA_Handler(void *arg) |
|
|
|
|
|
|
|
{ |
|
|
|
|
|
|
|
Unit *unit = arg; |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
dbg("ADC DMA ISR hit"); |
|
|
|
|
|
|
|
assert_param(unit); |
|
|
|
|
|
|
|
struct priv *priv = unit->data; |
|
|
|
|
|
|
|
assert_param(priv); |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
const uint32_t isrsnapshot = priv->DMAx->ISR; |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
if (LL_DMA_IsActiveFlag_G(isrsnapshot, priv->dma_chnum)) { |
|
|
|
|
|
|
|
bool tc = LL_DMA_IsActiveFlag_TC(isrsnapshot, priv->dma_chnum); |
|
|
|
|
|
|
|
bool ht = LL_DMA_IsActiveFlag_HT(isrsnapshot, priv->dma_chnum); |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
// Here we have to either copy it somewhere else, or notify another thread (queue?)
|
|
|
|
|
|
|
|
// that the data is ready for reading
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
if (ht) { |
|
|
|
|
|
|
|
uint16_t start = 0; |
|
|
|
|
|
|
|
uint16_t end = (uint16_t) (priv->dma_buffer_size / 2); |
|
|
|
|
|
|
|
// TODO handle first half
|
|
|
|
|
|
|
|
LL_DMA_ClearFlag_HT(priv->DMAx, priv->dma_chnum); |
|
|
|
|
|
|
|
} |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
if (tc) { |
|
|
|
|
|
|
|
uint16_t start = (uint16_t) (priv->dma_buffer_size / 2); |
|
|
|
|
|
|
|
uint16_t end = (uint16_t) priv->dma_buffer_size; |
|
|
|
|
|
|
|
// TODO handle second half
|
|
|
|
|
|
|
|
LL_DMA_ClearFlag_TC(priv->DMAx, priv->dma_chnum); |
|
|
|
|
|
|
|
} |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
if (LL_DMA_IsActiveFlag_TE(isrsnapshot, priv->dma_chnum)) { |
|
|
|
|
|
|
|
// this shouldn't happen - error
|
|
|
|
|
|
|
|
dbg("ADC DMA TE!"); |
|
|
|
|
|
|
|
LL_DMA_ClearFlag_TE(priv->DMAx, priv->dma_chnum); |
|
|
|
|
|
|
|
} |
|
|
|
|
|
|
|
} |
|
|
|
|
|
|
|
} |
|
|
|
|
|
|
|
|
|
|
|
/** Finalize unit set-up */ |
|
|
|
/** Finalize unit set-up */ |
|
|
|
error_t UADC_init(Unit *unit) |
|
|
|
error_t UADC_init(Unit *unit) |
|
|
|
{ |
|
|
|
{ |
|
|
|
bool suc = true; |
|
|
|
bool suc = true; |
|
|
|
struct priv *priv = unit->data; |
|
|
|
struct priv *priv = unit->data; |
|
|
|
|
|
|
|
|
|
|
|
//
|
|
|
|
// Written for F072 which has only one ADC
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
TRY(rsc_claim(unit, R_ADC1)); |
|
|
|
|
|
|
|
TRY(rsc_claim(unit, R_DMA1_1)); |
|
|
|
|
|
|
|
TRY(rsc_claim(unit, R_TIM15)); |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
priv->DMAx = DMA1; |
|
|
|
|
|
|
|
priv->DMA_CHx = DMA1_Channel1; |
|
|
|
|
|
|
|
priv->dma_chnum = 1; |
|
|
|
|
|
|
|
priv->ADCx = ADC1; |
|
|
|
|
|
|
|
priv->ADCx_Common = ADC1_COMMON; |
|
|
|
|
|
|
|
priv->TIMx = TIM15; |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
// ----------------------- CONFIGURE PINS --------------------------
|
|
|
|
|
|
|
|
{ |
|
|
|
|
|
|
|
// Claim and configure all analog pins
|
|
|
|
|
|
|
|
priv->nb_channels = 0; |
|
|
|
|
|
|
|
for (uint8_t i = 0; i < 16; i++) { |
|
|
|
|
|
|
|
if (priv->channels & (1 << i)) { |
|
|
|
|
|
|
|
char c; |
|
|
|
|
|
|
|
uint8_t num; |
|
|
|
|
|
|
|
if (i <= 7) { |
|
|
|
|
|
|
|
c = 'A'; |
|
|
|
|
|
|
|
num = i; |
|
|
|
|
|
|
|
} |
|
|
|
|
|
|
|
else if (i <= 9) { |
|
|
|
|
|
|
|
c = 'B'; |
|
|
|
|
|
|
|
num = (uint8_t) (i - 8); |
|
|
|
|
|
|
|
} |
|
|
|
|
|
|
|
else { |
|
|
|
|
|
|
|
c = 'C'; |
|
|
|
|
|
|
|
num = (uint8_t) (i - 10); |
|
|
|
|
|
|
|
} |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
TRY(rsc_claim_pin(unit, c, num)); |
|
|
|
|
|
|
|
uint32_t ll_pin = hw_pin2ll(num, &suc); |
|
|
|
|
|
|
|
GPIO_TypeDef *port = hw_port2periph(c, &suc); |
|
|
|
|
|
|
|
assert_param(suc); |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
LL_GPIO_SetPinPull(port, ll_pin, LL_GPIO_PULL_NO); |
|
|
|
|
|
|
|
LL_GPIO_SetPinMode(port, ll_pin, LL_GPIO_MODE_ANALOG); |
|
|
|
|
|
|
|
priv->nb_channels++; |
|
|
|
|
|
|
|
} |
|
|
|
|
|
|
|
} |
|
|
|
|
|
|
|
if (priv->enable_tsense) priv->nb_channels++; |
|
|
|
|
|
|
|
if (priv->enable_vref) priv->nb_channels++; |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
if (priv->nb_channels == 0) { |
|
|
|
|
|
|
|
dbg("!! Need at least 1 channel"); |
|
|
|
|
|
|
|
return E_BAD_CONFIG; |
|
|
|
|
|
|
|
} |
|
|
|
|
|
|
|
} |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
// ------------------- ENABLE CLOCKS --------------------------
|
|
|
|
|
|
|
|
{ |
|
|
|
|
|
|
|
// enable peripherals clock
|
|
|
|
|
|
|
|
hw_periph_clock_enable(priv->ADCx); |
|
|
|
|
|
|
|
hw_periph_clock_enable(priv->TIMx); |
|
|
|
|
|
|
|
} |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
// ------------------- CONFIGURE THE TIMER --------------------------
|
|
|
|
|
|
|
|
dbg("Setting up TIMER"); |
|
|
|
|
|
|
|
{ |
|
|
|
|
|
|
|
// Find suitable timer values
|
|
|
|
|
|
|
|
uint16_t presc; |
|
|
|
|
|
|
|
uint32_t count; |
|
|
|
|
|
|
|
float real_freq; |
|
|
|
|
|
|
|
if (!solve_timer(PLAT_APB1_HZ, priv->frequency, true, &presc, &count, |
|
|
|
|
|
|
|
&real_freq)) { |
|
|
|
|
|
|
|
dbg("Failed to resolve timer params."); |
|
|
|
|
|
|
|
return E_BAD_VALUE; |
|
|
|
|
|
|
|
} |
|
|
|
|
|
|
|
dbg("Frequency error %d ppm, presc %d, count %d", |
|
|
|
|
|
|
|
(int) lrintf(1000000.0f * ((real_freq - priv->frequency) / (float)priv->frequency)), (int) presc, (int) count); |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
LL_TIM_SetPrescaler(priv->TIMx, (uint32_t) (presc - 1)); |
|
|
|
|
|
|
|
LL_TIM_SetAutoReload(priv->TIMx, count - 1); |
|
|
|
|
|
|
|
LL_TIM_EnableARRPreload(priv->TIMx); |
|
|
|
|
|
|
|
LL_TIM_EnableUpdateEvent(priv->TIMx); |
|
|
|
|
|
|
|
LL_TIM_GenerateEvent_UPDATE(priv->TIMx); // load the prescaller value
|
|
|
|
|
|
|
|
} |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
// --------------------- CONFIGURE THE ADC ---------------------------
|
|
|
|
|
|
|
|
dbg("Setting up ADC"); |
|
|
|
|
|
|
|
{ |
|
|
|
|
|
|
|
// Calibrate the ADC
|
|
|
|
|
|
|
|
dbg("Wait for calib"); |
|
|
|
|
|
|
|
LL_ADC_StartCalibration(priv->ADCx); |
|
|
|
|
|
|
|
while (LL_ADC_IsCalibrationOnGoing(priv->ADCx)) {} |
|
|
|
|
|
|
|
dbg("ADC calibrated."); |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
uint32_t mask = 0; |
|
|
|
|
|
|
|
if (priv->enable_vref) mask |= LL_ADC_PATH_INTERNAL_VREFINT; |
|
|
|
|
|
|
|
if (priv->enable_tsense) mask |= LL_ADC_PATH_INTERNAL_TEMPSENSOR; |
|
|
|
|
|
|
|
LL_ADC_SetCommonPathInternalCh(priv->ADCx_Common, mask); |
|
|
|
|
|
|
|
LL_ADC_SetDataAlignment(priv->ADCx, LL_ADC_DATA_ALIGN_RIGHT); |
|
|
|
|
|
|
|
LL_ADC_SetResolution(priv->ADCx, LL_ADC_RESOLUTION_12B); |
|
|
|
|
|
|
|
LL_ADC_REG_SetDMATransfer(priv->ADCx, LL_ADC_REG_DMA_TRANSFER_UNLIMITED); |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
// configure channels
|
|
|
|
|
|
|
|
LL_ADC_REG_SetSequencerChannels(priv->ADCx, priv->channels); |
|
|
|
|
|
|
|
if (priv->enable_tsense) LL_ADC_REG_SetSequencerChAdd(priv->ADCx, LL_ADC_CHANNEL_TEMPSENSOR); |
|
|
|
|
|
|
|
if (priv->enable_vref) LL_ADC_REG_SetSequencerChAdd(priv->ADCx, LL_ADC_CHANNEL_VREFINT); |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
LL_ADC_REG_SetTriggerSource(priv->ADCx, LL_ADC_REG_TRIG_EXT_TIM15_TRGO); |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
LL_ADC_SetSamplingTimeCommonChannels(priv->ADCx, LL_ADC_SAMPLETIMES[priv->sample_time]); |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
LL_ADC_Enable(priv->ADCx); |
|
|
|
|
|
|
|
} |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
// --------------------- CONFIGURE DMA -------------------------------
|
|
|
|
|
|
|
|
dbg("Setting up DMA"); |
|
|
|
|
|
|
|
{ |
|
|
|
|
|
|
|
// The length must be a 2*multiple of the number of channels
|
|
|
|
|
|
|
|
// this is a horrible way to do it but will work
|
|
|
|
|
|
|
|
uint16_t itemcount = (uint16_t) (priv->nb_channels * (uint16_t) (UADC_DMA_MAX_BUF_LEN / (2 * priv->nb_channels))); |
|
|
|
|
|
|
|
priv->dma_buffer_size = (uint16_t) (itemcount * 2); |
|
|
|
|
|
|
|
dbg("DMA item count is %d (%d bytes)", itemcount, priv->dma_buffer_size); |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
priv->dma_buffer = malloc_ck(priv->dma_buffer_size); |
|
|
|
|
|
|
|
if (NULL == priv->dma_buffer) return E_OUT_OF_MEM; |
|
|
|
|
|
|
|
assert_param(((uint32_t) priv->dma_buffer & 3) == 0); // must be aligned
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
{ |
|
|
|
|
|
|
|
LL_DMA_InitTypeDef init; |
|
|
|
|
|
|
|
LL_DMA_StructInit(&init); |
|
|
|
|
|
|
|
init.Direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY; |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
init.Mode = LL_DMA_MODE_CIRCULAR; |
|
|
|
|
|
|
|
init.NbData = itemcount; |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
init.PeriphOrM2MSrcAddress = (uint32_t) &priv->ADCx->DR; |
|
|
|
|
|
|
|
init.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_HALFWORD; |
|
|
|
|
|
|
|
init.PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT; |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
init.MemoryOrM2MDstAddress = (uint32_t) priv->dma_buffer; |
|
|
|
|
|
|
|
init.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_HALFWORD; |
|
|
|
|
|
|
|
init.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT; |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
assert_param(SUCCESS == LL_DMA_Init(priv->DMAx, priv->dma_chnum, &init)); |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
irqd_attach(priv->DMA_CHx, UADC_DMA_Handler, unit); |
|
|
|
|
|
|
|
// Interrupt on transfer 1/2 and complete
|
|
|
|
|
|
|
|
// We will capture the first and second half and send it while the other half is being filled.
|
|
|
|
|
|
|
|
LL_DMA_EnableIT_HT(priv->DMAx, priv->dma_chnum); |
|
|
|
|
|
|
|
LL_DMA_EnableIT_TC(priv->DMAx, priv->dma_chnum); |
|
|
|
|
|
|
|
} |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
LL_DMA_EnableChannel(priv->DMAx, priv->dma_chnum); |
|
|
|
|
|
|
|
} |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
dbg("ADC inited, starting the timer ..."); |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
// FIXME - temporary demo - counter start...
|
|
|
|
|
|
|
|
LL_TIM_EnableCounter(priv->TIMx); |
|
|
|
|
|
|
|
|
|
|
|
return E_SUCCESS; |
|
|
|
return E_SUCCESS; |
|
|
|
} |
|
|
|
} |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/** Tear down the unit */ |
|
|
|
/** Tear down the unit */ |
|
|
|
void UADC_deInit(Unit *unit) |
|
|
|
void UADC_deInit(Unit *unit) |
|
|
|
{ |
|
|
|
{ |
|
|
@ -38,7 +250,14 @@ void UADC_deInit(Unit *unit) |
|
|
|
|
|
|
|
|
|
|
|
// de-init peripherals
|
|
|
|
// de-init peripherals
|
|
|
|
if (unit->status == E_SUCCESS ) { |
|
|
|
if (unit->status == E_SUCCESS ) { |
|
|
|
//
|
|
|
|
//LL_ADC_DeInit(priv->ADCx);
|
|
|
|
|
|
|
|
LL_ADC_CommonDeInit(priv->ADCx_Common); |
|
|
|
|
|
|
|
LL_TIM_DeInit(priv->TIMx); |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
irqd_detach(priv->DMAx, UADC_DMA_Handler); |
|
|
|
|
|
|
|
LL_DMA_DeInit(priv->DMAx, priv->dma_chnum); |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
free_ck(priv->dma_buffer); |
|
|
|
} |
|
|
|
} |
|
|
|
|
|
|
|
|
|
|
|
// Release all resources, deinit pins
|
|
|
|
// Release all resources, deinit pins
|
|
|
|