Browse Source

added appendices

Ondřej Hruška 1 year ago
parent
commit
2cd96c0fb2
Signed by: Ondřej Hruška <ondra@ondrovo.com> GPG key ID: 2C5FD5035250423D

+ 4 - 3
ch.hardware_realization.tex View File

@@ -24,7 +24,7 @@ An accelerometer \gls{IC} L3GD20 is fitted on the board, attached to SPI2 on pin
24 24
 
25 25
 \section{GEX Hub}
26 26
 
27
-GEX Hub was the first custom \gls{PCB} designed for GEX. It uses the same microcontroller as the Discovery board, thus the firmware modifications needed to make it work with this new platform were minimal.
27
+GEX Hub was the first custom \gls{PCB} designed for GEX. It uses the same microcontroller as the Discovery board, thus the firmware modifications needed to make it work with this new platform were minimal. The schematic diagram is attached in \hyperref[apx:gex_hub]{Appendix A}.
28 28
 
29 29
 The Hub board provides access to all the \gls{GPIO} pins\footnote{With the exception of pins used by USB and the Lock button.} through three flat-cable connectors, one for each port; they also contain a ground and power supply connection to make the attachment of external boards or a breadboard easier, requiring just one cable. The use of flat cables, however, is not mandatory---the flat cable connectors are based on the standard 2.54\,mm-pitch pin headers, allowing the user to use widely available ``jumper wires''.
30 30
 
@@ -241,7 +241,7 @@ Like our STM32 microcontroller, the Broadcom processor on the RPi multiplexes it
241 241
 	\end{table}
242 242
 }
243 243
 
244
-The GEX Zero pin header's alternate functions should match those on the RPi Zero header, so that the existing add-on boards can be used without modifications. By inspecting the alternate function tables in the STM32F072 datasheet~\cite{f072-ds}, we found a layout that fulfills this requirement almost perfectly. The final assignment is shown in \cref{tbl:gz_rpi_compare}.
244
+The GEX Zero pin header's alternate functions should match those on the RPi Zero header, so that the existing add-on boards can be used without modifications. By inspecting the alternate function tables in the STM32F072 datasheet~\cite{f072-ds}, we found a layout that fulfills this requirement almost perfectly. The final assignment is shown in \cref{tbl:gz_rpi_compare}, and the full schematic diagram is attached in \hyperref[apx:gex_zero]{Appendix B}.
245 245
 
246 246
 \gls{GPIO} ports A and B are fully exposed in the header, with the exception of pins PA11 and PA12 that are routed to the USB connector. The remaining positions were filled pith pins from port C. The omitted ``ID \IIC'' port on pins 27 and 28 is used by the RPi Zero to read configuration from an EEPROM chip on some add-on boards. As this is the only use of the \IIC port, its lack is not a big limitation.
247 247
 
@@ -319,10 +319,11 @@ Unfortunately, neither the GEX Zero \gls{PCB} was flawless in the first revision
319 319
 
320 320
 \section{Wireless Gateway} \label{sec:rfgateway}
321 321
 
322
-The wireless gateway was designed as a ``\gls{USB} dongle'', using the USB-A connector (\cref{fig:gwxgw}). It is fitted with a STM32F103 microcontroller, selected for its low cost and availability in small packages (in this case LQFP48). The nRF24L01+ module is partly sticking outside the board outline, allowing the \gls{PCB} to be smaller (and thus cheaper to manufacture), while reducing interference between components and copper plating on the board and the antenna.
322
+The wireless gateway was designed as a ``\gls{USB} dongle'', using the \gls{USB} type A connector (\cref{fig:gwxgw}). It is fitted with a STM32F103 microcontroller, selected for its low cost and availability in small packages (in this case LQFP48). The nRF24L01+ module is partly sticking outside the board outline, allowing the \gls{PCB} to be smaller (and thus cheaper to manufacture), while reducing interference between components and copper plating on the board and the antenna. The schematic diagram of the wireless gateway is attached in \hyperref[apx:gex_wgw]{Appendix C}.
323 323
 
324 324
 Beyond the use with GEX, the gateway is a versatile tool which could be programmed with a different firmware and serve other purposes, e.g., as a wireless connection between two computers, to scan the radio spectrum for interference in order to find a clear channel, or to communicate with other devices that use the nRF24L01+ transceiver. The chosen microcontroller, unfortunately, does not include a USB bootloader, so a SWD programmer is required to change the firmware; SWD is routed to the pin header next to the wireless module.
325 325
 
326
+
326 327
 \begin{figure}[h]
327 328
 	\centering
328 329
 	\includegraphics[width=.9\textwidth]{img/photo-rfdongle.jpg}

+ 13 - 0
document_config.tex View File

@@ -94,3 +94,16 @@
94 94
 
95 95
 \input{pre.gex_command_tables}
96 96
 
97
+
98
+
99
+% custom style for the appendix
100
+\fancyfoot[LE,RO]{\thepage} % Left side on Even pages; Right side on Odd pages
101
+\fancypagestyle{appendix}{%
102
+	\fancyfootoffset[lef,rof]{60pt}
103
+	\fancyfootoffset[leh,roh]{60pt}
104
+	\renewcommand{\headrulewidth}{0pt}%
105
+	\fancyhf{}%	
106
+	\fancyhf[leh,roh]{\vspace{.9cm}\leftmark}%	
107
+	\fancyhf[lef,rof]{\thepage}%
108
+}
109
+

BIN
schema/GexHubSchemRev1.pdf View File


BIN
schema/GexHubSchemRev2.pdf View File


BIN
schema/GexRadioSchemRev1.pdf View File


BIN
schema/GexZeroSchemRev1.pdf View File


BIN
schema/GexZeroSchemRev2.pdf View File


+ 50 - 0
thesis.appendices.tex View File

@@ -0,0 +1,50 @@
1
+
2
+\appendix % začátek příloh
3
+
4
+% hacks to remove the header and move page numbers into the margin
5
+
6
+\pagestyle{appendix}
7
+\newgeometry{textheight=760pt}
8
+
9
+% ok so this is ugly as sin, but \leftmark and \rightmark didn't work with 
10
+%  the phantom sections, so we redefine leftmark manually and use it on both sides
11
+
12
+\renewcommand{\leftmark}{Appendix A: GEX Hub Schematics, Revision 1}
13
+\includepdf[angle=90,pagecommand={%
14
+	\phantomsection\addcontentsline{toc}{chapter}{A{\enspace}GEX Hub Schematics}%
15
+	\label{apx:gex_hub}%
16
+	\phantomsection\addcontentsline{toc}{section}{A.1 GEX Hub Revision 1}%
17
+	\label{apx:gex_hub1}%
18
+}]{schema/GexHubSchemRev1.pdf}
19
+
20
+\renewcommand{\leftmark}{Appendix A: GEX Hub Schematics, Revision 2}
21
+\includepdf[angle=90,pagecommand={%
22
+	\phantomsection\addcontentsline{toc}{section}{A.2 GEX Hub Revision 2}%
23
+	\label{apx:gex_hub2}%
24
+}]{schema/GexHubSchemRev2.pdf}
25
+
26
+
27
+\renewcommand{\leftmark}{Appendix B: GEX Zero Schematics, Revision 1}
28
+\includepdf[angle=90,pagecommand={%
29
+	\phantomsection\addcontentsline{toc}{chapter}{B{\enspace}GEX Zero Schematics}%
30
+	\label{apx:gex_zero}%
31
+	\phantomsection\addcontentsline{toc}{section}{B.1 GEX Zero Revision 1}%
32
+	\label{apx:gex_zero1}%
33
+}]{schema/GexZeroSchemRev1.pdf}
34
+
35
+\renewcommand{\leftmark}{Appendix B: GEX Zero Schematics, Revision 2}
36
+\includepdf[angle=90,pagecommand={%
37
+	\phantomsection\addcontentsline{toc}{section}{B.2 GEX Zero Revision 2}%
38
+	\label{apx:gex_zero2}%
39
+}]{schema/GexZeroSchemRev2.pdf}
40
+
41
+
42
+\renewcommand{\leftmark}{Appendix C: Wireless Gateway Schematics, Revision 1}
43
+\includepdf[angle=90,pagecommand={%
44
+	\phantomsection\addcontentsline{toc}{chapter}{C{\enspace}Wireless Gateway Schematics}%
45
+	\label{apx:gex_wgw}%
46
+	\phantomsection\addcontentsline{toc}{section}{C.1 Wireless Gateway Revision 1}%
47
+	\label{apx:gex_wgw1}%
48
+}]{schema/GexRadioSchemRev1.pdf}
49
+
50
+% ... appendices

+ 1 - 1
thesis.bib View File

@@ -389,7 +389,7 @@
389 389
 
390 390
 @online{eev-gpio-pu,
391 391
 	author = {{EEVblog Electronics Community Forum}},
392
-	title = {pid.codes, a registry of USB PID codes for open source hardware projects},
392
+	title = {Driving the 1K5 USB pull-up resistor on D+},
393 393
 	url = {https://www.eevblog.com/forum/projects/driving-the-1k5-usb-pull-up-resistor-on-d/},
394 394
 	urldate = {2018-05-12}
395 395
 }

BIN
thesis.pdf View File


+ 1 - 8
thesis.tex View File

@@ -49,14 +49,7 @@
49 49
 \input{ch.conclusion}
50 50
 
51 51
 \printbibliography
52
- 
53
-\appendix % začátek příloh
54 52
 
55
-% seznam bibliografie
56
-
57
-\newpage
58
-\todo[inline]{Schematics here ....}
59
-
60
-% ... appendices
53
+\input{thesis.appendices}
61 54
 
62 55
 \end{document}