init: disable 4 MHz clock output

The pin where this clock is outputted is quite close to the
ADC inputs, so better disable it.

Signed-off-by: Steve Markgraf <steve@steve-m.de>
master
Steve Markgraf 13 years ago
parent b09628b3e8
commit fc736ae67f
  1. 3
      src/librtlsdr.c

@ -496,6 +496,9 @@ void rtlsdr_init_baseband(rtlsdr_dev_t *dev)
/* Enable Zero-IF mode (en_bbin bit), DC cancellation (en_dc_est), /* Enable Zero-IF mode (en_bbin bit), DC cancellation (en_dc_est),
* IQ estimation/compensation (en_iq_comp, en_iq_est) */ * IQ estimation/compensation (en_iq_comp, en_iq_est) */
rtlsdr_demod_write_reg(dev, 1, 0xb1, 0x1b, 1); rtlsdr_demod_write_reg(dev, 1, 0xb1, 0x1b, 1);
/* disable 4.096 MHz clock output on pin TP_CK0 */
rtlsdr_demod_write_reg(dev, 0, 0x0d, 0x83, 1);
} }
int rtlsdr_deinit_baseband(rtlsdr_dev_t *dev) int rtlsdr_deinit_baseband(rtlsdr_dev_t *dev)

Loading…
Cancel
Save