Ondřej Hruška 1 year ago
parent
commit
7b590449a0
Signed by: Ondřej Hruška <ondra@ondrovo.com> GPG key ID: 2C5FD5035250423D
4 changed files with 4 additions and 4 deletions
  1. 1 1
      ch.unit.adc.tex
  2. 1 1
      ch.unit.usart.tex
  3. BIN
      thesis.pdf
  4. 2 2
      thesis.thanks.tex

+ 1 - 1
ch.unit.adc.tex View File

@@ -15,7 +15,7 @@ It is possible to activate any number of the 16 analog inputs of the \gls{ADC} p
15 15
 \begin{figure}[h]
16 16
 	\centering
17 17
 	\includegraphics[scale=1]{img/adc-dma-buf.pdf}
18
-	\caption{\label{fig:adc_dma}Principle of DMA-based ADC sampling. The buffer is continually filled with new samples; when the triggering condition is hit, the historical records from the buffer are sent as a pre-trigger buffer, and a block capture begins. The following samples are sent to the host when either half of the buffer is filled, or the required number of samples have been sent. The sampling never stops, ensuring a pre-trigger buffer is always ready.}
18
+	\caption[Principle of DMA-based ADC sampling]{\label{fig:adc_dma}Principle of DMA-based ADC sampling. The buffer is continually filled with new samples; when the triggering condition is hit, the historical records from the buffer are sent as a pre-trigger buffer, and a block capture begins. The following samples are sent to the host when either half of the buffer is filled, or the required number of samples have been sent. The sampling never stops, ensuring a pre-trigger buffer is always ready.}
19 19
 \end{figure}
20 20
 
21 21
 \subsection{ADC Configuration}

+ 1 - 1
ch.unit.usart.tex View File

@@ -9,7 +9,7 @@ The unit implements asynchronous reception and transmission with \gls{DMA} and a
9 9
 \begin{figure}[h]
10 10
 	\centering
11 11
 	\includegraphics[scale=1]{img/uart-dma.pdf}
12
-	\caption{\label{fig:uart_rx_dma}Principle of DMA-based UART reception. Interrupt is generated in the half and at the end of the buffer, at which point the write pointer wraps back to the beginning.}
12
+	\caption[Principle of DMA-based UART reception]{\label{fig:uart_rx_dma}Principle of DMA-based UART reception. Interrupt is generated in the half and at the end of the buffer, at which point the write pointer wraps back to the beginning.}
13 13
 \end{figure}
14 14
 
15 15
 \subsection{USART Configuration}

BIN
thesis.pdf View File


+ 2 - 2
thesis.thanks.tex View File

@@ -12,8 +12,8 @@ Special thanks go to:
12 12
 \vspace{-10pt}
13 13
 \begin{itemize}
14 14
 \item Annie, for showing me Draw.io, and its developers, for building a great and free diagram drawing tool.
15
-\item Beatrix, for keeping a friendly server to hang out on in the breaks between writing.
16
-\item Cpsdqs, who helped me with proofreading.
15
+\item Beatrix, for keeping a friendly server where I could hang out in the breaks between writing.
16
+\item Cpsdqs, who helped with proofreading.
17 17
 \item TeXstudio developers, the TeX.StackExchange.com community, and CTAN contributors, without whom this paper would have been much harder to write.
18 18
 \end{itemize}
19 19