You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
137 lines
4.3 KiB
137 lines
4.3 KiB
9 years ago
|
/* ----------------------------------------------------------------------
|
||
|
* Copyright (C) 2010-2014 ARM Limited. All rights reserved.
|
||
|
*
|
||
|
* $Date: 12. March 2014
|
||
|
* $Revision: V1.4.4
|
||
|
*
|
||
|
* Project: CMSIS DSP Library
|
||
|
* Title: arm_offset_q15.c
|
||
|
*
|
||
|
* Description: Q15 vector offset.
|
||
|
*
|
||
|
* Target Processor: Cortex-M4/Cortex-M3/Cortex-M0
|
||
|
*
|
||
|
* Redistribution and use in source and binary forms, with or without
|
||
|
* modification, are permitted provided that the following conditions
|
||
|
* are met:
|
||
|
* - Redistributions of source code must retain the above copyright
|
||
|
* notice, this list of conditions and the following disclaimer.
|
||
|
* - Redistributions in binary form must reproduce the above copyright
|
||
|
* notice, this list of conditions and the following disclaimer in
|
||
|
* the documentation and/or other materials provided with the
|
||
|
* distribution.
|
||
|
* - Neither the name of ARM LIMITED nor the names of its contributors
|
||
|
* may be used to endorse or promote products derived from this
|
||
|
* software without specific prior written permission.
|
||
|
*
|
||
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
||
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
||
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
||
|
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
|
||
|
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
||
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
||
|
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
|
||
|
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
|
||
|
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
||
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
|
||
|
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
||
|
* POSSIBILITY OF SUCH DAMAGE.
|
||
|
* -------------------------------------------------------------------- */
|
||
|
|
||
|
#include "arm_math.h"
|
||
|
|
||
|
/**
|
||
|
* @ingroup groupMath
|
||
|
*/
|
||
|
|
||
|
/**
|
||
|
* @addtogroup offset
|
||
|
* @{
|
||
|
*/
|
||
|
|
||
|
/**
|
||
|
* @brief Adds a constant offset to a Q15 vector.
|
||
|
* @param[in] *pSrc points to the input vector
|
||
|
* @param[in] offset is the offset to be added
|
||
|
* @param[out] *pDst points to the output vector
|
||
|
* @param[in] blockSize number of samples in the vector
|
||
|
* @return none.
|
||
|
*
|
||
|
* <b>Scaling and Overflow Behavior:</b>
|
||
|
* \par
|
||
|
* The function uses saturating arithmetic.
|
||
|
* Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.
|
||
|
*/
|
||
|
|
||
|
void arm_offset_q15(
|
||
|
q15_t * pSrc,
|
||
|
q15_t offset,
|
||
|
q15_t * pDst,
|
||
|
uint32_t blockSize)
|
||
|
{
|
||
|
uint32_t blkCnt; /* loop counter */
|
||
|
|
||
|
#ifndef ARM_MATH_CM0_FAMILY
|
||
|
|
||
|
/* Run the below code for Cortex-M4 and Cortex-M3 */
|
||
|
q31_t offset_packed; /* Offset packed to 32 bit */
|
||
|
|
||
|
|
||
|
/*loop Unrolling */
|
||
|
blkCnt = blockSize >> 2u;
|
||
|
|
||
|
/* Offset is packed to 32 bit in order to use SIMD32 for addition */
|
||
|
offset_packed = __PKHBT(offset, offset, 16);
|
||
|
|
||
|
/* First part of the processing with loop unrolling. Compute 4 outputs at a time.
|
||
|
** a second loop below computes the remaining 1 to 3 samples. */
|
||
|
while(blkCnt > 0u)
|
||
|
{
|
||
|
/* C = A + offset */
|
||
|
/* Add offset and then store the results in the destination buffer, 2 samples at a time. */
|
||
|
*__SIMD32(pDst)++ = __QADD16(*__SIMD32(pSrc)++, offset_packed);
|
||
|
*__SIMD32(pDst)++ = __QADD16(*__SIMD32(pSrc)++, offset_packed);
|
||
|
|
||
|
/* Decrement the loop counter */
|
||
|
blkCnt--;
|
||
|
}
|
||
|
|
||
|
/* If the blockSize is not a multiple of 4, compute any remaining output samples here.
|
||
|
** No loop unrolling is used. */
|
||
|
blkCnt = blockSize % 0x4u;
|
||
|
|
||
|
while(blkCnt > 0u)
|
||
|
{
|
||
|
/* C = A + offset */
|
||
|
/* Add offset and then store the results in the destination buffer. */
|
||
|
*pDst++ = (q15_t) __QADD16(*pSrc++, offset);
|
||
|
|
||
|
/* Decrement the loop counter */
|
||
|
blkCnt--;
|
||
|
}
|
||
|
|
||
|
#else
|
||
|
|
||
|
/* Run the below code for Cortex-M0 */
|
||
|
|
||
|
/* Initialize blkCnt with number of samples */
|
||
|
blkCnt = blockSize;
|
||
|
|
||
|
while(blkCnt > 0u)
|
||
|
{
|
||
|
/* C = A + offset */
|
||
|
/* Add offset and then store the results in the destination buffer. */
|
||
|
*pDst++ = (q15_t) __SSAT(((q31_t) * pSrc++ + offset), 16);
|
||
|
|
||
|
/* Decrement the loop counter */
|
||
|
blkCnt--;
|
||
|
}
|
||
|
|
||
|
#endif /* #ifndef ARM_MATH_CM0_FAMILY */
|
||
|
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @} end of offset group
|
||
|
*/
|