You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
339 lines
14 KiB
339 lines
14 KiB
8 years ago
|
/**
|
||
|
|
******************************************************************************
|
||
|
|
* @file stm8s_adc1.h
|
||
|
|
* @author MCD Application Team
|
||
|
|
* @version V2.2.0
|
||
|
|
* @date 30-September-2014
|
||
|
|
* @brief This file contains all the prototypes/macros for the ADC1 peripheral.
|
||
|
|
******************************************************************************
|
||
|
|
* @attention
|
||
|
|
*
|
||
|
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||
|
|
*
|
||
|
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||
|
|
* You may not use this file except in compliance with the License.
|
||
|
|
* You may obtain a copy of the License at:
|
||
|
|
*
|
||
|
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||
|
|
*
|
||
|
|
* Unless required by applicable law or agreed to in writing, software
|
||
|
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||
|
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||
|
|
* See the License for the specific language governing permissions and
|
||
|
|
* limitations under the License.
|
||
|
|
*
|
||
|
|
******************************************************************************
|
||
|
|
*/
|
||
|
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||
|
|
#ifndef __STM8S_ADC1_H
|
||
|
|
#define __STM8S_ADC1_H
|
||
|
|
|
||
|
|
/* Includes ------------------------------------------------------------------*/
|
||
|
|
#include "stm8s.h"
|
||
|
|
|
||
|
|
/* Exported types ------------------------------------------------------------*/
|
||
|
|
|
||
|
|
/** @addtogroup ADC1_Exported_Types
|
||
|
|
* @{
|
||
|
|
*/
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @brief ADC1 clock prescaler selection
|
||
|
|
*/
|
||
|
|
|
||
|
|
typedef enum
|
||
|
|
{
|
||
|
|
ADC1_PRESSEL_FCPU_D2 = (uint8_t)0x00, /**< Prescaler selection fADC1 = fcpu/2 */
|
||
|
|
ADC1_PRESSEL_FCPU_D3 = (uint8_t)0x10, /**< Prescaler selection fADC1 = fcpu/3 */
|
||
|
|
ADC1_PRESSEL_FCPU_D4 = (uint8_t)0x20, /**< Prescaler selection fADC1 = fcpu/4 */
|
||
|
|
ADC1_PRESSEL_FCPU_D6 = (uint8_t)0x30, /**< Prescaler selection fADC1 = fcpu/6 */
|
||
|
|
ADC1_PRESSEL_FCPU_D8 = (uint8_t)0x40, /**< Prescaler selection fADC1 = fcpu/8 */
|
||
|
|
ADC1_PRESSEL_FCPU_D10 = (uint8_t)0x50, /**< Prescaler selection fADC1 = fcpu/10 */
|
||
|
|
ADC1_PRESSEL_FCPU_D12 = (uint8_t)0x60, /**< Prescaler selection fADC1 = fcpu/12 */
|
||
|
|
ADC1_PRESSEL_FCPU_D18 = (uint8_t)0x70 /**< Prescaler selection fADC1 = fcpu/18 */
|
||
|
|
} ADC1_PresSel_TypeDef;
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @brief ADC1 External conversion trigger event selection
|
||
|
|
*/
|
||
|
|
typedef enum
|
||
|
|
{
|
||
|
|
ADC1_EXTTRIG_TIM = (uint8_t)0x00, /**< Conversion from Internal TIM1 TRGO event */
|
||
|
|
ADC1_EXTTRIG_GPIO = (uint8_t)0x10 /**< Conversion from External interrupt on ADC_ETR pin*/
|
||
|
|
} ADC1_ExtTrig_TypeDef;
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @brief ADC1 data alignment
|
||
|
|
*/
|
||
|
|
typedef enum
|
||
|
|
{
|
||
|
|
ADC1_ALIGN_LEFT = (uint8_t)0x00, /**< Data alignment left */
|
||
|
|
ADC1_ALIGN_RIGHT = (uint8_t)0x08 /**< Data alignment right */
|
||
|
|
} ADC1_Align_TypeDef;
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @brief ADC1 Interrupt source
|
||
|
|
*/
|
||
|
|
typedef enum
|
||
|
|
{
|
||
|
|
ADC1_IT_AWDIE = (uint16_t)0x010, /**< Analog WDG interrupt enable */
|
||
|
|
ADC1_IT_EOCIE = (uint16_t)0x020, /**< EOC interrupt enable */
|
||
|
|
ADC1_IT_AWD = (uint16_t)0x140, /**< Analog WDG status */
|
||
|
|
ADC1_IT_AWS0 = (uint16_t)0x110, /**< Analog channel 0 status */
|
||
|
|
ADC1_IT_AWS1 = (uint16_t)0x111, /**< Analog channel 1 status */
|
||
|
|
ADC1_IT_AWS2 = (uint16_t)0x112, /**< Analog channel 2 status */
|
||
|
|
ADC1_IT_AWS3 = (uint16_t)0x113, /**< Analog channel 3 status */
|
||
|
|
ADC1_IT_AWS4 = (uint16_t)0x114, /**< Analog channel 4 status */
|
||
|
|
ADC1_IT_AWS5 = (uint16_t)0x115, /**< Analog channel 5 status */
|
||
|
|
ADC1_IT_AWS6 = (uint16_t)0x116, /**< Analog channel 6 status */
|
||
|
|
ADC1_IT_AWS7 = (uint16_t)0x117, /**< Analog channel 7 status */
|
||
|
|
ADC1_IT_AWS8 = (uint16_t)0x118, /**< Analog channel 8 status */
|
||
|
|
ADC1_IT_AWS9 = (uint16_t)0x119, /**< Analog channel 9 status */
|
||
|
|
ADC1_IT_AWS12 = (uint16_t)0x11C, /**< Analog channel 12 status */
|
||
|
|
/* refer to product datasheet for channel 12 availability */
|
||
|
|
ADC1_IT_EOC = (uint16_t)0x080 /**< EOC pending bit */
|
||
|
|
|
||
|
|
} ADC1_IT_TypeDef;
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @brief ADC1 Flags
|
||
|
|
*/
|
||
|
|
typedef enum
|
||
|
|
{
|
||
|
|
ADC1_FLAG_OVR = (uint8_t)0x41, /**< Overrun status flag */
|
||
|
|
ADC1_FLAG_AWD = (uint8_t)0x40, /**< Analog WDG status */
|
||
|
|
ADC1_FLAG_AWS0 = (uint8_t)0x10, /**< Analog channel 0 status */
|
||
|
|
ADC1_FLAG_AWS1 = (uint8_t)0x11, /**< Analog channel 1 status */
|
||
|
|
ADC1_FLAG_AWS2 = (uint8_t)0x12, /**< Analog channel 2 status */
|
||
|
|
ADC1_FLAG_AWS3 = (uint8_t)0x13, /**< Analog channel 3 status */
|
||
|
|
ADC1_FLAG_AWS4 = (uint8_t)0x14, /**< Analog channel 4 status */
|
||
|
|
ADC1_FLAG_AWS5 = (uint8_t)0x15, /**< Analog channel 5 status */
|
||
|
|
ADC1_FLAG_AWS6 = (uint8_t)0x16, /**< Analog channel 6 status */
|
||
|
|
ADC1_FLAG_AWS7 = (uint8_t)0x17, /**< Analog channel 7 status */
|
||
|
|
ADC1_FLAG_AWS8 = (uint8_t)0x18, /**< Analog channel 8 status*/
|
||
|
|
ADC1_FLAG_AWS9 = (uint8_t)0x19, /**< Analog channel 9 status */
|
||
|
|
ADC1_FLAG_AWS12 = (uint8_t)0x1C, /**< Analog channel 12 status */
|
||
|
|
/* refer to product datasheet for channel 12 availability */
|
||
|
|
ADC1_FLAG_EOC = (uint8_t)0x80 /**< EOC falg */
|
||
|
|
}ADC1_Flag_TypeDef;
|
||
|
|
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @brief ADC1 schmitt Trigger
|
||
|
|
*/
|
||
|
|
typedef enum
|
||
|
|
{
|
||
|
|
ADC1_SCHMITTTRIG_CHANNEL0 = (uint8_t)0x00, /**< Schmitt trigger disable on AIN0 */
|
||
|
|
ADC1_SCHMITTTRIG_CHANNEL1 = (uint8_t)0x01, /**< Schmitt trigger disable on AIN1 */
|
||
|
|
ADC1_SCHMITTTRIG_CHANNEL2 = (uint8_t)0x02, /**< Schmitt trigger disable on AIN2 */
|
||
|
|
ADC1_SCHMITTTRIG_CHANNEL3 = (uint8_t)0x03, /**< Schmitt trigger disable on AIN3 */
|
||
|
|
ADC1_SCHMITTTRIG_CHANNEL4 = (uint8_t)0x04, /**< Schmitt trigger disable on AIN4 */
|
||
|
|
ADC1_SCHMITTTRIG_CHANNEL5 = (uint8_t)0x05, /**< Schmitt trigger disable on AIN5 */
|
||
|
|
ADC1_SCHMITTTRIG_CHANNEL6 = (uint8_t)0x06, /**< Schmitt trigger disable on AIN6 */
|
||
|
|
ADC1_SCHMITTTRIG_CHANNEL7 = (uint8_t)0x07, /**< Schmitt trigger disable on AIN7 */
|
||
|
|
ADC1_SCHMITTTRIG_CHANNEL8 = (uint8_t)0x08, /**< Schmitt trigger disable on AIN8 */
|
||
|
|
ADC1_SCHMITTTRIG_CHANNEL9 = (uint8_t)0x09, /**< Schmitt trigger disable on AIN9 */
|
||
|
|
ADC1_SCHMITTTRIG_CHANNEL12 = (uint8_t)0x0C, /**< Schmitt trigger disable on AIN12 */
|
||
|
|
/* refer to product datasheet for channel 12 availability */
|
||
|
|
ADC1_SCHMITTTRIG_ALL = (uint8_t)0xFF /**< Schmitt trigger disable on All channels */
|
||
|
|
} ADC1_SchmittTrigg_TypeDef;
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @brief ADC1 conversion mode selection
|
||
|
|
*/
|
||
|
|
|
||
|
|
typedef enum
|
||
|
|
{
|
||
|
|
ADC1_CONVERSIONMODE_SINGLE = (uint8_t)0x00, /**< Single conversion mode */
|
||
|
|
ADC1_CONVERSIONMODE_CONTINUOUS = (uint8_t)0x01 /**< Continuous conversion mode */
|
||
|
|
} ADC1_ConvMode_TypeDef;
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @brief ADC1 analog channel selection
|
||
|
|
*/
|
||
|
|
|
||
|
|
typedef enum
|
||
|
|
{
|
||
|
|
ADC1_CHANNEL_0 = (uint8_t)0x00, /**< Analog channel 0 */
|
||
|
|
ADC1_CHANNEL_1 = (uint8_t)0x01, /**< Analog channel 1 */
|
||
|
|
ADC1_CHANNEL_2 = (uint8_t)0x02, /**< Analog channel 2 */
|
||
|
|
ADC1_CHANNEL_3 = (uint8_t)0x03, /**< Analog channel 3 */
|
||
|
|
ADC1_CHANNEL_4 = (uint8_t)0x04, /**< Analog channel 4 */
|
||
|
|
ADC1_CHANNEL_5 = (uint8_t)0x05, /**< Analog channel 5 */
|
||
|
|
ADC1_CHANNEL_6 = (uint8_t)0x06, /**< Analog channel 6 */
|
||
|
|
ADC1_CHANNEL_7 = (uint8_t)0x07, /**< Analog channel 7 */
|
||
|
|
ADC1_CHANNEL_8 = (uint8_t)0x08, /**< Analog channel 8 */
|
||
|
|
ADC1_CHANNEL_9 = (uint8_t)0x09, /**< Analog channel 9 */
|
||
|
|
ADC1_CHANNEL_12 = (uint8_t)0x0C /**< Analog channel 12 */
|
||
|
|
/* refer to product datasheet for channel 12 availability */
|
||
|
|
} ADC1_Channel_TypeDef;
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @}
|
||
|
|
*/
|
||
|
|
|
||
|
|
/* Exported constants --------------------------------------------------------*/
|
||
|
|
|
||
|
|
/* Exported macros ------------------------------------------------------------*/
|
||
|
|
|
||
|
|
/* Private macros ------------------------------------------------------------*/
|
||
|
|
|
||
|
|
/** @addtogroup ADC1_Private_Macros
|
||
|
|
* @brief Macros used by the assert function to check the different functions parameters.
|
||
|
|
* @{
|
||
|
|
*/
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @brief Macro used by the assert function to check the different prescaler's values.
|
||
|
|
*/
|
||
|
|
#define IS_ADC1_PRESSEL_OK(PRESCALER) (((PRESCALER) == ADC1_PRESSEL_FCPU_D2) || \
|
||
|
|
((PRESCALER) == ADC1_PRESSEL_FCPU_D3) || \
|
||
|
|
((PRESCALER) == ADC1_PRESSEL_FCPU_D4) || \
|
||
|
|
((PRESCALER) == ADC1_PRESSEL_FCPU_D6) || \
|
||
|
|
((PRESCALER) == ADC1_PRESSEL_FCPU_D8) || \
|
||
|
|
((PRESCALER) == ADC1_PRESSEL_FCPU_D10) || \
|
||
|
|
((PRESCALER) == ADC1_PRESSEL_FCPU_D12) || \
|
||
|
|
((PRESCALER) == ADC1_PRESSEL_FCPU_D18))
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @brief Macro used by the assert function to check the different external trigger values.
|
||
|
|
*/
|
||
|
|
#define IS_ADC1_EXTTRIG_OK(EXTRIG) (((EXTRIG) == ADC1_EXTTRIG_TIM) || \
|
||
|
|
((EXTRIG) == ADC1_EXTTRIG_GPIO))
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @brief Macro used by the assert function to check the different alignment modes.
|
||
|
|
*/
|
||
|
|
#define IS_ADC1_ALIGN_OK(ALIGN) (((ALIGN) == ADC1_ALIGN_LEFT) || \
|
||
|
|
((ALIGN) == ADC1_ALIGN_RIGHT))
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @brief Macro used by the assert function to check the Interrupt source.
|
||
|
|
*/
|
||
|
|
#define IS_ADC1_IT_OK(IT) (((IT) == ADC1_IT_EOCIE) || \
|
||
|
|
((IT) == ADC1_IT_AWDIE))
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @brief Macro used by the assert function to check the ADC1 Flag.
|
||
|
|
*/
|
||
|
|
#define IS_ADC1_FLAG_OK(FLAG) (((FLAG) == ADC1_FLAG_EOC)|| \
|
||
|
|
((FLAG) == ADC1_FLAG_OVR) || \
|
||
|
|
((FLAG) == ADC1_FLAG_AWD) || \
|
||
|
|
((FLAG) == ADC1_FLAG_AWS0) || \
|
||
|
|
((FLAG) == ADC1_FLAG_AWS1) || \
|
||
|
|
((FLAG) == ADC1_FLAG_AWS2) || \
|
||
|
|
((FLAG) == ADC1_FLAG_AWS3) || \
|
||
|
|
((FLAG) == ADC1_FLAG_AWS4) || \
|
||
|
|
((FLAG) == ADC1_FLAG_AWS5) || \
|
||
|
|
((FLAG) == ADC1_FLAG_AWS6) || \
|
||
|
|
((FLAG) == ADC1_FLAG_AWS7) || \
|
||
|
|
((FLAG) == ADC1_FLAG_AWS8) || \
|
||
|
|
((FLAG) == ADC1_FLAG_AWS9))
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @brief Macro used by the assert function to check the ADC1 pending bits.
|
||
|
|
*/
|
||
|
|
#define IS_ADC1_ITPENDINGBIT_OK(ITPENDINGBIT) (((ITPENDINGBIT) == ADC1_IT_EOC) || \
|
||
|
|
((ITPENDINGBIT) == ADC1_IT_AWD) || \
|
||
|
|
((ITPENDINGBIT) == ADC1_IT_AWS0) || \
|
||
|
|
((ITPENDINGBIT) == ADC1_IT_AWS1) || \
|
||
|
|
((ITPENDINGBIT) == ADC1_IT_AWS2) || \
|
||
|
|
((ITPENDINGBIT) == ADC1_IT_AWS3) || \
|
||
|
|
((ITPENDINGBIT) == ADC1_IT_AWS4) || \
|
||
|
|
((ITPENDINGBIT) == ADC1_IT_AWS5) || \
|
||
|
|
((ITPENDINGBIT) == ADC1_IT_AWS6) || \
|
||
|
|
((ITPENDINGBIT) == ADC1_IT_AWS7) || \
|
||
|
|
((ITPENDINGBIT) == ADC1_IT_AWS8) || \
|
||
|
|
((ITPENDINGBIT) == ADC1_IT_AWS12) || \
|
||
|
|
((ITPENDINGBIT) == ADC1_IT_AWS9))
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @brief Macro used by the assert function to check the different schmitt trigger values.
|
||
|
|
*/
|
||
|
|
#define IS_ADC1_SCHMITTTRIG_OK(SCHMITTTRIG) (((SCHMITTTRIG) == ADC1_SCHMITTTRIG_CHANNEL0) || \
|
||
|
|
((SCHMITTTRIG) == ADC1_SCHMITTTRIG_CHANNEL1) || \
|
||
|
|
((SCHMITTTRIG) == ADC1_SCHMITTTRIG_CHANNEL2) || \
|
||
|
|
((SCHMITTTRIG) == ADC1_SCHMITTTRIG_CHANNEL3) || \
|
||
|
|
((SCHMITTTRIG) == ADC1_SCHMITTTRIG_CHANNEL4) || \
|
||
|
|
((SCHMITTTRIG) == ADC1_SCHMITTTRIG_CHANNEL5) || \
|
||
|
|
((SCHMITTTRIG) == ADC1_SCHMITTTRIG_CHANNEL6) || \
|
||
|
|
((SCHMITTTRIG) == ADC1_SCHMITTTRIG_CHANNEL7) || \
|
||
|
|
((SCHMITTTRIG) == ADC1_SCHMITTTRIG_CHANNEL8) || \
|
||
|
|
((SCHMITTTRIG) == ADC1_SCHMITTTRIG_CHANNEL12) || \
|
||
|
|
((SCHMITTTRIG) == ADC1_SCHMITTTRIG_ALL) || \
|
||
|
|
((SCHMITTTRIG) == ADC1_SCHMITTTRIG_CHANNEL9))
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @brief Macro used by the assert function to check the different conversion modes.
|
||
|
|
*/
|
||
|
|
#define IS_ADC1_CONVERSIONMODE_OK(MODE) (((MODE) == ADC1_CONVERSIONMODE_SINGLE) || \
|
||
|
|
((MODE) == ADC1_CONVERSIONMODE_CONTINUOUS))
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @brief Macro used by the assert function to check the different channels values.
|
||
|
|
*/
|
||
|
|
#define IS_ADC1_CHANNEL_OK(CHANNEL) (((CHANNEL) == ADC1_CHANNEL_0) || \
|
||
|
|
((CHANNEL) == ADC1_CHANNEL_1) || \
|
||
|
|
((CHANNEL) == ADC1_CHANNEL_2) || \
|
||
|
|
((CHANNEL) == ADC1_CHANNEL_3) || \
|
||
|
|
((CHANNEL) == ADC1_CHANNEL_4) || \
|
||
|
|
((CHANNEL) == ADC1_CHANNEL_5) || \
|
||
|
|
((CHANNEL) == ADC1_CHANNEL_6) || \
|
||
|
|
((CHANNEL) == ADC1_CHANNEL_7) || \
|
||
|
|
((CHANNEL) == ADC1_CHANNEL_8) || \
|
||
|
|
((CHANNEL) == ADC1_CHANNEL_12) || \
|
||
|
|
((CHANNEL) == ADC1_CHANNEL_9))
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @brief Macro used by the assert function to check the possible buffer values.
|
||
|
|
*/
|
||
|
|
#define IS_ADC1_BUFFER_OK(BUFFER) ((BUFFER) <= (uint8_t)0x09)
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @}
|
||
|
|
*/
|
||
|
|
|
||
|
|
/* Exported functions ------------------------------------------------------- */
|
||
|
|
|
||
|
|
/** @addtogroup ADC1_Exported_Functions
|
||
|
|
* @{
|
||
|
|
*/
|
||
|
|
void ADC1_DeInit(void);
|
||
|
|
void ADC1_Init(ADC1_ConvMode_TypeDef ADC1_ConversionMode,
|
||
|
|
ADC1_Channel_TypeDef ADC1_Channel,
|
||
|
|
ADC1_PresSel_TypeDef ADC1_PrescalerSelection,
|
||
|
|
ADC1_ExtTrig_TypeDef ADC1_ExtTrigger,
|
||
|
|
FunctionalState ADC1_ExtTriggerState, ADC1_Align_TypeDef ADC1_Align,
|
||
|
|
ADC1_SchmittTrigg_TypeDef ADC1_SchmittTriggerChannel,
|
||
|
|
FunctionalState ADC1_SchmittTriggerState);
|
||
|
|
void ADC1_Cmd(FunctionalState NewState);
|
||
|
|
void ADC1_ScanModeCmd(FunctionalState NewState);
|
||
|
|
void ADC1_DataBufferCmd(FunctionalState NewState);
|
||
|
|
void ADC1_ITConfig(ADC1_IT_TypeDef ADC1_IT, FunctionalState NewState);
|
||
|
|
void ADC1_PrescalerConfig(ADC1_PresSel_TypeDef ADC1_Prescaler);
|
||
|
|
void ADC1_SchmittTriggerConfig(ADC1_SchmittTrigg_TypeDef ADC1_SchmittTriggerChannel,
|
||
|
|
FunctionalState NewState);
|
||
|
|
void ADC1_ConversionConfig(ADC1_ConvMode_TypeDef ADC1_ConversionMode,
|
||
|
|
ADC1_Channel_TypeDef ADC1_Channel,
|
||
|
|
ADC1_Align_TypeDef ADC1_Align);
|
||
|
|
void ADC1_ExternalTriggerConfig(ADC1_ExtTrig_TypeDef ADC1_ExtTrigger, FunctionalState NewState);
|
||
|
|
void ADC1_AWDChannelConfig(ADC1_Channel_TypeDef Channel, FunctionalState NewState);
|
||
|
|
void ADC1_StartConversion(void);
|
||
|
|
uint16_t ADC1_GetConversionValue(void);
|
||
|
|
void ADC1_SetHighThreshold(uint16_t Threshold);
|
||
|
|
void ADC1_SetLowThreshold(uint16_t Threshold);
|
||
|
|
uint16_t ADC1_GetBufferValue(uint8_t Buffer);
|
||
|
|
FlagStatus ADC1_GetAWDChannelStatus(ADC1_Channel_TypeDef Channel);
|
||
|
|
FlagStatus ADC1_GetFlagStatus(ADC1_Flag_TypeDef Flag);
|
||
|
|
void ADC1_ClearFlag(ADC1_Flag_TypeDef Flag);
|
||
|
|
ITStatus ADC1_GetITStatus(ADC1_IT_TypeDef ITPendingBit);
|
||
|
|
void ADC1_ClearITPendingBit(ADC1_IT_TypeDef ITPendingBit);
|
||
|
|
/**
|
||
|
|
* @}
|
||
|
|
*/
|
||
|
|
|
||
|
|
#endif /* __STM8S_ADC1_H */
|
||
|
|
|
||
|
|
|
||
|
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|