parent
695e0b05d1
commit
0238fcbfcb
@ -0,0 +1,41 @@ |
||||
(module Diode_Bridge_Diotec_SO-DIL-Slim_Handsoldering (layer F.Cu) (tedit 5CA5CFE8) |
||||
(descr "SMD diode bridge Diotec SO-DIL Slim, see https://diotec.com/tl_files/diotec/files/pdf/datasheets/b40fs.pdf") |
||||
(tags "DFS SO-DIL Slim") |
||||
(attr smd) |
||||
(fp_text reference REF** (at 0 -5.1) (layer F.SilkS) |
||||
(effects (font (size 1 1) (thickness 0.15))) |
||||
) |
||||
(fp_text value Diode_Bridge_Diotec_SO-DIL-Slim_Handsoldering (at 0 5.2) (layer F.Fab) |
||||
(effects (font (size 1 1) (thickness 0.15))) |
||||
) |
||||
(fp_line (start 6.4 4.45) (end -6.4 4.45) (layer F.CrtYd) (width 0.05)) |
||||
(fp_line (start 6.4 4.45) (end 6.4 -4.45) (layer F.CrtYd) (width 0.05)) |
||||
(fp_line (start -6.4 -4.45) (end -6.4 4.45) (layer F.CrtYd) (width 0.05)) |
||||
(fp_line (start -6.4 -4.45) (end 6.4 -4.45) (layer F.CrtYd) (width 0.05)) |
||||
(fp_line (start -2.3 -4.2) (end 3.2 -4.2) (layer F.Fab) (width 0.12)) |
||||
(fp_line (start -3.2 -3.3) (end -2.3 -4.2) (layer F.Fab) (width 0.12)) |
||||
(fp_line (start -3.2 4.2) (end -3.2 -3.3) (layer F.Fab) (width 0.12)) |
||||
(fp_line (start 3.2 4.2) (end -3.2 4.2) (layer F.Fab) (width 0.12)) |
||||
(fp_line (start 3.2 -4.2) (end 3.2 4.2) (layer F.Fab) (width 0.12)) |
||||
(fp_text user %R (at 0 -0.065) (layer F.Fab) |
||||
(effects (font (size 1 1) (thickness 0.15))) |
||||
) |
||||
(fp_line (start -3.6 -3.5) (end -2.7 -4.4) (layer F.SilkS) (width 0.15)) |
||||
(fp_line (start -2.7 -4.4) (end 3.6 -4.4) (layer F.SilkS) (width 0.15)) |
||||
(fp_line (start 3.6 -4.4) (end 3.6 -3.5) (layer F.SilkS) (width 0.15)) |
||||
(fp_line (start 3.6 -1.6) (end 3.6 1.6) (layer F.SilkS) (width 0.15)) |
||||
(fp_line (start 3.6 3.5) (end 3.6 4.4) (layer F.SilkS) (width 0.15)) |
||||
(fp_line (start 3.6 4.4) (end -3.6 4.4) (layer F.SilkS) (width 0.15)) |
||||
(fp_line (start -3.6 4.4) (end -3.6 3.5) (layer F.SilkS) (width 0.15)) |
||||
(fp_line (start -3.6 1.6) (end -3.6 -1.6) (layer F.SilkS) (width 0.15)) |
||||
(fp_arc (start 0 -4.4) (end -0.9 -4.4) (angle -180) (layer F.SilkS) (width 0.15)) |
||||
(pad 4 smd rect (at 4.8 -2.55) (size 3 1.5) (layers F.Cu F.Paste F.Mask)) |
||||
(pad 3 smd rect (at 4.8 2.55) (size 3 1.5) (layers F.Cu F.Paste F.Mask)) |
||||
(pad 2 smd rect (at -4.8 2.55) (size 3 1.5) (layers F.Cu F.Paste F.Mask)) |
||||
(pad 1 smd rect (at -4.8 -2.6) (size 3 1.5) (layers F.Cu F.Paste F.Mask)) |
||||
(model ${KISYS3DMOD}/Diode_SMD.3dshapes/Diode_Bridge_Diotec_SO-DIL-Slim.wrl |
||||
(at (xyz 0 0 0)) |
||||
(scale (xyz 1 1 1)) |
||||
(rotate (xyz 0 0 0)) |
||||
) |
||||
) |
Loading…
Reference in new issue